
 Integrated Solutions Technology, Inc.	Title IST3028 Specification 120-output LCD Common Gate Driver IC	文件編號 DOC#	版次 Rev
		IST-RD-0032	001
		生效日期 Effective Date : 12/08/2003	

Specification

資料中心參考文件用章
For Reference Only
不做為工作執行之依據
不主動做版本更新通知

5/04/2004

Not for Implementation basis
None revision notification

聯合聚晶股份有限公司
Integrated Solution Technology, Inc

Written by Department	Written by / Date	Approved by QRA Manager	Issued by D.C.C.
Research & Development	Charlie Cheng 11/25/2003	Joey Hsiao 12/08/2003	Kuo-wei Lee 12/08/2003

Controlled by DCC

Copy List

Code Name	100	200	300	400	500	600	700
Dept.	HR	S/M	MFG	R&D	CH	QRA	MIS
	--	--	--	✓	✓	✓	--

This document is the exclusive property of *IST* (Integrated Solutions Technology, Inc.) and shall not be reproduced or copied or transformed to any other format without prior permission of *IST*.
本資料為 聯合聚晶 專有之財產，非經許可，不得複製，翻印或轉變成其他形式使用。



IST3028 120-output LCD Common Gate Driver IC

DESCRIPTION

The IST3028 is a 120-output common gate driver IC and suitable for driving medium/large size dot matrix LCD panels. The IST3028 provides function for both single and dual mode operations, also suitable for a low power consumption, and high-precision LCD.

FEATURES

- Number of LCD drive outputs: 120
- Supply voltage for the logic system: +2.5 to +5.5 V
- Supply voltage for LCD drive: +10.0 to + 40.0 V
- Low power consumption
- Low output impedance
- Operating temperature: -20 to +85°C
- Shift clock frequency : 4 MHz(MAX.)
- Built-in 120-bit bi-directional shift register
(Divisible by 60 bits x 2)
- Available in a single mode (120-bit shift register)
or in a dual mode(60-bit shift register x 2)

(1) $Y_1 \rightarrow Y_{120}$ Single mode

(2) $Y_{120} \rightarrow Y_1$ Single mode

(3) $Y_1 \rightarrow Y_{60}$, $Y_{61} \rightarrow Y_{120}$ Dual mode


(4) $Y_{120} \rightarrow Y_{61}$, $Y_{60} \rightarrow Y_1$ Dual mode

- Shift register circuits may reset by active /DISPOFF

Package : TCP/Gold Bumped Chip



BLOCK DIAGRAM





BASIC OPERATIONS AND DESCRIPTION OF FUNCTION BLOCKS

BLOCK	FUNCTION
Active Control	Depending on the master/slave, single/dual mode and left/right shift direction of the device, Active Control module determines the function of DIO1/DIO2 and DMIN as an input or output signal interface. Once the completion to shift 120-bit channels, the active device becomes non-active, then cascades a signal through DIO1/DIO2 to active next device.
Control Logic	With the input signals of MODE, SHL, and CK, the Control Logic will determine the direction to shift data pulse.
Line Latch/ Shift Register	Shift data from DIO1/DIO2 and DMIN to DIO2/DIO1. Data shift at falling edge of CK clock.
Level Shifter	Level Shifter changes signal voltage up to LCD output voltage level.
4-Level Driver	There are four different voltages connect to the block, and only one of the voltages is driven to the output at a time. This block is a voltage selector, and the selection is based on FR, and /DISPOFF setting.

PIN DESCRIPTION

SYMBOL	I/O	DESCRIPTION
$Y_1 \rightarrow Y_{120}$	O	LCD drive output
V_{0L}, V_{0R}	-	Power supply for LCD drive
V_{1L}, V_{1R}	-	Power supply for LCD drive
V_{4L}, V_{4R}	-	Power supply for LCD drive
V_{5L}, V_{5R}	-	Power supply for LCD drive
SHL	I	Left or Right shift direction selection control pin
V_{DD}	-	Power supply for logic system (+2.5 to +5.5 V)
DIO ₂ , DIO ₁	I/O	Input/output pin for input data initialization/completion of IST3028. Please refer to Function Description for detail function definition.
DMIN	I	Dual mode data input for Common mode operation
/DISPOFF	I	LCD driver output control disable pin
CK	I	Clock for chip device use
FR	I	Polarity switch control pin
MODE	I	Mode selection control pin, 4-bit/8-bit mode at Segment, single/dual data mode at Common.
V_{SS}	-	Ground (0 V)



FUNCTIONAL DESCRIPTION

Pin Functions

SYMBOL	FUNCTION
V _{DD}	Logic system power supply pin, connected to +2.5 to +5.5 V.
V _{SS}	Ground pin, connected to 0 V.
V _{0L} , V _{0R} V _{1L} , V _{1R} V _{4L} , V _{4R} V _{5L} , V _{5R}	Biased power supply pins for LCD driver voltage <ul style="list-style-type: none"> • Normally the biased voltages is set by a resistor divider • Ensure the voltages are set such that $V_{SS} \leq V_5 < V_4 < V_1 < V_0$.
DIO ₁ ~DIO ₂	Input/output pin for initialization/completion of IST3028. At single mode <ul style="list-style-type: none"> • If SHL sets to V_{SS} level "L", DIO₁ is input and DIO₂ is output. • If SHL sets to V_{DD} level "H", DIO₂ is input and DIO₁ is output. At dual mode: <ul style="list-style-type: none"> • If SHL sets to V_{SS} level "L", both DIO₁ and DMIN are input and DIO₂ is output. • If SHL sets to V_{DD} level "H", both DIO₂ and DMIN are input and DIO₁ is output. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
CK	Shift clock pulse input pin for bi-directional shift register <ul style="list-style-type: none"> • Data is shifted at the falling edge of the clock pulse.
SHL	Left or Right shift direction control selection pin <ul style="list-style-type: none"> • When SHL set to V_{SS} level "L", IST3028 LCD output is from Y₁ to Y₁₂₀ sequentially. • When SHL set to V_{DD} level "H", IST3028 LCD output is from Y₁₂₀ to Y₁ sequentially. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
/DISPOFF	LCD driver output control disable pin <ul style="list-style-type: none"> • When set to V_{SS} level "L", all the LCD driver output pins (Y₁-Y₁₂₀) are set to level V₅. • This pin also works as a reset function control, and content inside display register will be clear out. • The table of logic values is shown in "TRUTH TABLE" in Functional Operations.



SYMBOL	FUNCTION
FR	Polarity switch control signal <ul style="list-style-type: none">• Normally, the polarity changes once at every frame.• Please refer the "TRUTH TABLE" in Functional Operations.
MODE	Mode selection pin <ul style="list-style-type: none">• When set to V_{SS} level "L", single mode is selected;• When set to V_{DD} level "H", dual mode is selected.• Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
DMIN	Dual mode data input pin <ul style="list-style-type: none">• If MODE sets to V_{DD} level "H", IST3028 is in the dual mode, and DMIN is the dual mode data input pin.• Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
Y_1-Y_{120}	LCD drive output pins <ul style="list-style-type: none">• One of the voltages ($V_0, V_1, V_4,$ or V_5) will be driven out to the LCD output. Please refer to the "TRUTH TABLE" in Functional Operations.

CONFIDENTIAL



Functional Operations

TRUTH TABLE

FR	LATCH DATA	/DISPOFF	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y ₁ -Y ₁₂₀)
L	L	H	V ₄
L	H	H	V ₀
H	L	H	V ₁
H	H	H	V ₅
X	X	L	V ₅

NOTES:

- V_{SS} ≤ V₅ < V₄ < V₁ < V₀, L: V_{SS} (0 V), H: V_{DD} (+2.5 to +5.5 V), X: Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.

Supplied regular voltages are assigned by specification for each power pin.

RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

MODE	SHL	DATA TRANSFER DIRECTION	DIO ₁	DIO ₂	DMIN
L (Single)	L	Y ₁ → Y ₁₂₀	Input	Output	X
	H	Y ₁₂₀ → Y ₁	Output	Input	X
H (Dual)	L	Y ₁ → Y ₆₀ Y ₆₁ → Y ₁₂₀	Input	Output	Input
	H	Y ₁₂₀ → Y ₆₁ Y ₆₀ → Y ₁	Output	Input	Input


NOTES:

- L: V_{SS} (0 V), H: V_{DD} (+2.5 to +5.5 V), X: Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.




CONNECTION EXAMPLES FOR MULTIPLE COMMON DRIVERS

(a) Single Mode (SHL= "L")




(b) Single Mode (SHL= "H")






(c) Dual Mode (SHL= "L")



(d) Dual Mode (SHL= "H")





ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	V_{DD}	V_{DD}	-0.3 to +7.0	V	1,2
Supply voltage (2)	V_0	V_{0L}, V_{0R}	-0.3 to +45.0	V	
	V_1	V_{1L}, V_{1R}	-0.3 to $V_0 + 0.3$	V	
	V_4	V_{4L}, V_{4R}	-0.3 to $V_0 + 0.3$	V	
	V_5	V_{5L}, V_{5R}	-0.3 to $V_0 + 0.3$	V	
Input voltage	V_i	CK, MODE, FR, SHL, DIO ₁ , DIO ₂ , /DISPOFF, DMIN	-0.3 to $V_{DD} + 0.3$	V	
Storage temperature	T_{STG}		-45 to +125	°C	

NOTES:

1. $T_A = +25\text{ }^\circ\text{C}$
2. The maximum applicable voltage on any pin with respect to V_{SS} (0 V).

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	V_{DD}	V_{DD}	+2.5		+5.5	V	1,2
Supply voltage (2)	V_0	V_{0L}, V_{0R}	+15.0		+42.0	V	
Operating temperature	T_{OPR}		-20		+85	°C	

NOTES:

1. The applicable voltage on any pin with respect to V_{SS} (0 V).
2. Ensure that voltages are set such that $V_{SS} \leq V_5 < V_4 < V_1 < V_0$.

ELECTRICAL CHARACTERISTICS
DC Characteristics
 $(V_{SS} = V_S = 0\text{ V}, V_{DD} = +2.5\text{ to }+5.5\text{ V}, V_0 = +15.0\text{ to }+42.0\text{ V}, T_{OPR} = -20\text{ to }+85\text{ }^\circ\text{C})$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V_{IL}		DIO ₁ , DIO ₂ , CK, DMIN SHL, MODE, FR			$0.2V_{DD}$	V	
Input "High" voltage	V_{IH}		/DISPOFF	$0.8V_{DD}$			V	
Output "Low" voltage	V_{OL}	$I_{OL} = +0.4\text{ mA}$	DIO ₁ , DIO ₂			+0.4	V	
Output "High" voltage	V_{OH}	$I_{OH} = -0.4\text{ mA}$		$V_{DD} - 0.4$				V
Input leakage current	I_{LIL}	$V_I = V_{SS}$	DIO ₁ , DIO ₂ , CK, DMIN SHL, MODE, FR /DISPOFF			-10.0	μA	
	I_{LIH}	$V_I = V_{DD}$	CK, SHL, MODE, FR /DISPOFF			+10.0	μA	
Input pull-down current	I_{PD}	$V_I = V_{DD}$	DMIN, DIO ₁ , DIO ₂			100.0	μA	
Output resistance	R_{ON}	$ \Delta V_{ON} = 0.5\text{ V}$	Y ₁ -Y ₁₂₀		0.5	0.8	K Ω	
					0.8	1.3		
					1.3	1.8		
Standby current	I_{STB}		V_{SS}			50.0	μA	1
Supply current (1)	I_{DD}		V_{DD}			60.0	μA	2
Supply current (2)	I_0		V_{OL}, V_{OR}			120.0	μA	2

NOTES:

- $V_{DD} = +5.0\text{ V}, V_0 = +42.0\text{ V}, V_I = V_{SS}$
- $V_{DD} = +5.0\text{ V}, V_0 = +42.0\text{ V}, f_{CK} = 41.6\text{ kHz}, f_{FR} = 80\text{ Hz}, 1/480\text{ duty operation, no-load.}$



AC Characteristics


($V_{SS} = V_5 = 0\text{ V}$, $V_{DD} = +2.5\text{ to }+5.5\text{ V}$, $V_0 = +15.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -30\text{ to }+85\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Shift clock period	t_{CK}	$V_{DD} = +5.0 \pm 0.5\text{V}$	250			ns
		$V_{DD} = +2.5\text{ to }+4.5\text{V}$	330			
Shift clock "H" pulse width	t_{WCKH}	$V_{DD} = +5.0 \pm 0.5\text{V}$	15			ns
		$V_{DD} = +2.5\text{ to }+4.5\text{V}$	30			ns
Data setup time	t_{SU}		30			ns
Data hold time	t_H		50			ns
Input signal rise time	t_R				50	ns
Input signal fall time	t_F				50	ns
/DISPOFF removal time	t_{SD}		100			ns
/DISPOFF "L" pulse width	T_{WDL}		1.2			μs
Output delay time (1)	t_D	$C_L = 15\text{ pF}$ $V_{DD} = +5.0 \pm 0.5\text{V}$			170	ns
		$C_L = 15\text{ pF}$ $V_{DD} = +2.5\text{ to }+4.5\text{V}$			250	
Output delay time (2)	t_{PD1}, t_{PD2}	$C_L = 15\text{ pF}$			1.2	μs
Output delay time (3)	t_{PD3}	$C_L = 15\text{ pF}$			1.2	μs

CONFIDENTIAL



Timing Chart of Common Mode





PRECAUTIONS


Precautions when connecting or disconnecting the power supply


This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power V_0 of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on /DISPOFF function. After that, cancel the /DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level V_S on /DISPOFF function. Then, disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.




 Integrated Solutions Technology, Inc.	Title IST3029 Specification 240-output LCD Segment Gate Driver IC	文件編號 DOC# IST-RD-0033	版次 Rev 001
		生效日期 Effective Date : 12/08/2003	

Specification

資料中心參考文件用章
 For Reference Only
 不做為工作執行之依據
 不主動做版本更新通知

5/04/2004

Not for Implementation basis
 None revision notification


聯合聚晶股份有限公司
 Integrated Solution Technology, Inc

Written by Department	Written by / Date	Approved by QRA Manager	Issued by D.C.C.
Research & Development	Charlie Cheng 11/25/2003	Joey Hsiao 12/08/2003	Kuo-wei Lee 12/08/2003

Controlled by DCC

Copy List

Code Name	100	200	300	400	500	600	700
Dept.	HR	S/M	MFG	R&D	CH	QRA	MIS
	--	--	--	✓	✓	✓	--

This document is the exclusive property of *IST* (Integrated Solutions Technology, Inc.) and shall not be reproduced or copied or transformed to any other format without prior permission of *IST*
 本資料為 聯合聚晶 專有之財產，非經許可，不得複製，翻印或轉變成其他形式使用。



IST3029 240-output LCD Segment Gate Driver IC

DESCRIPTION

The IST3029 is a 240-output segment gate driver IC and suitable for driving medium/large size dot matrix LCD panels. Also, the IST3029 may use with IST3028 common gate driver, and the combination of these two devices make suitable for a low power consumption, and high-precision LCD product.


FEATURES

- Number of LCD drive outputs: 240
- Supply voltage for the logic system: +2.5 to +5.5 V
- Supply voltage for LCD drive: +10.0 to + 42.0 V
- Low power consumption
- Low output impedance
- Operating temperature: -20 to +85°C
- Shift clock frequency :
 - 25 MHz (MAX.): $V_{DD} = +5.0$ to $\pm 0.5V$
 - 15 MHz (MAX.): $V_{DD} = +3.0$ to + 4.5V
 - 12 MHz (MAX.): $V_{DD} = +2.5$ to + 3.0V
- Selectable 8-bit/16-bit parallel data bus input
- Built-in 240-bit bi-directional shift register
- Build-in counter stops internal clock at the time of 240 bi-directional registers are full, and may reset automatically with LP signal.
- Shift register circuits may reset by active /DISPOFF
- Package: TCP/Gold Bumped Chip

CONFIDENTIAL



BLOCK DIAGRAM





BASIC OPERATIONS AND DESCRIPTION OF FUNCTION BLOCKS

BLOCK	FUNCTION
Active Control	Depending on the master/slave mode and shift direction of the device, Active Control module determines the function of EIO1/EIO2 as an input or output signal pin. Once the completion of 240-bit data latch finished, the active device becomes non-active, then cascades a signal through EIO1/EIO2 to active next device.
SP Conversion & Data Control	Control of data D10~D15 input sequence and organization to pipe data are the major purpose of the block. The pin of MD controls the 16-bit/8-bit data bus input operations.
Data Latch Control	Data Latch Control module cascades D10~D15 input data to the internal data bus also prepares for the 240 data registers to latch.
Data Latch	The Data Latch modules take all the 240 data and ready for registers to latch.
Line Latch/ Shift Register	The registers in this block stable the data and drive LCD output. The amount of the registers in the module is 240. During Segment mode function, an LP signal will move all the 240 data into register and drive to output.
Level Shifter	The major purpose of the Level Shifter is to move the regular logic level to the proper LCD high voltage level.
4-Level Driver	There are four different voltages connect to the block, and only one of the voltages is driven to the output at a time. This block is a voltage selector, and the selection is based on FR, and /DISPOFF setting.
Control Logic	The Control Logic module is the most important block of the device. Most control signals connect to this block and determine the operation of the driver. Please refer to Pin Function Description to get detail and idea of the module.



PIN DESCRIPTION

SYMBOL	I/O	DESCRIPTION
$Y_1 \rightarrow Y_{240}$	O	LCD drive output
V_{0L}, V_{0R}	-	Power supply for LCD drive
V_{12L}, V_{12R}	-	Power supply for LCD drive
V_{34L}, V_{34R}	-	Power supply for LCD drive
V_{5L}, V_{5R}	-	Power supply for LCD drive
SHL	I	Left or Right shift direction selection control pin
V_{DD}	-	Power supply for logic system (+2.5 to +5.5 V)
EIO_2, EIO_1	I/O	Input/output pin for input data initialization/completion of the device. Please refer to Function Description for detail function definition.
$DI_0 \sim DI_{15}$	I	8-bit/16-bit parallel data input bus.
/DISPOFF	I	LCD driver output control disable pin
XCK	I	Clock for chip device use
LP	I	Clock for chip device use
FR	I	Polarity switch control pin
MD	I	Mode selection control pin, 8-bit/16-bit mode selection.
V_{SS}	-	Ground (0 V)

CONFIDENTIAL



FUNCTIONAL DESCRIPTION

Pin Functions

SYMBOL	FUNCTION
V_{DD}	System power supply pin, logic high, connected to +2.5 to +5.5 V.
V_{SS}	Ground pin, logic low, connected to 0V.
V_{0L}, V_{0R} V_{12L}, V_{12R} V_{34L}, V_{34R} V_{5L}, V_{5R}	Biased power supply pins for LCD driver voltage <ul style="list-style-type: none"> • Normally the biased voltages is set by a resistor divider • Ensure the voltages are set such that $V_{SS} \leq V_5 < V_{34} < V_{12} < V_0$.
DI_0-DI_{15}	LCD display data input pins <ul style="list-style-type: none"> • 16-bit/8-bit parallel data input bus. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
XCK	Segment clock input pin for taking display data <ul style="list-style-type: none"> • Data is read at the falling edge of the clock pulse.
LP	Control pin for latching 240 display data <ul style="list-style-type: none"> • Data is latched at the falling edge of the clock pulse when 240 data input completed.
SHL	Left or Right shift direction control selection pin <ul style="list-style-type: none"> • When SHL set to V_{SS} level "L", IST3029 LCD output is from Y_{240} to Y_1. • When SHL set to V_{DD} level "H", IST3029 LCD output is from Y_1 to Y_{240}. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
/DISPOFF	LCD driver output control disable pin <ul style="list-style-type: none"> • When set to V_{SS} level "L", all the LCD driver output pins (Y_1-Y_{240}) are set to level V_5. • This pin also works as a reset function control, and content inside the display registers will be clear out. • The table of logic values is shown in "TRUTH TABLE" in Functional Operations.



SYMBOL	FUNCTION
FR	Polarity switch control signal <ul style="list-style-type: none"> • Please refer the "TRUTH TABLE" in Functional Operations.
MD	Mode selection pin <ul style="list-style-type: none"> • When set to V_{SS} level "L", 8-bit parallel input mode is set. • When set to V_{DD} level "H", 16-bit parallel input mode is set. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
EIO ₁ -EIO ₂	Input/output pin for initialization/completion of IST3029. IST3029 as a master device: As a master device, the EIO _x input pin must connect to V _{ss} . Once a high pulse LP signal comes, an internal counter will reset to zero, and immediately IST3029 is in active mode to take DI ₀ -DI ₇ or DI ₀ -DI ₁₅ data. At completion of taking the 240 data, EIO _x output pin sends out a low pulse to active next slave device. <ul style="list-style-type: none"> • If SHL control pin is at V_{SS} level "L", then EIO₂ connects to V_{ss} or 0v, and EIO₁ is output. • If SHL control pin is at V_{DD} level "H", then EIO₁ connects to V_{ss} or 0v, and EIO₂ is output. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. IST3029 as a slave device: A high pulse LP signal will reset an internal counter of the slave device, and immediately a low pulse sends to EIO _x input pin will active the slave device to take DI ₀ -DI ₇ or DI ₀ -DI ₁₅ data. At completion of taking the 240 data, EIO _x output pin sends out a low pulse to active next slave device. <ul style="list-style-type: none"> • If SHL control pin is at V_{SS} level "L", then EIO₁ is output and EIO₂ is input. • If SHL control pin is at V_{DD} level "H", then EIO₁ is input and EIO₂ is output. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
Y ₁ -Y ₂₄₀	LCD drive output pins <ul style="list-style-type: none"> • One of the voltages (V_0, V_{12}, V_{34}, or V_5) will be driven out to the LCD output. Please refer to the "TRUTH TABLE" in Functional Operations.



Functional Operations

TRUTH TABLE

FR	LATCH DATA	/DISPOFF	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y ₁ -Y ₂₄₀)
L	L	H	V ₃₄
L	H	H	V ₅
H	L	H	V ₁₂
H	H	H	V ₀
X	X	L	V ₅

NOTES:

- $V_{SS} \leq V_5 < V_{34} < V_{12} < V_0$, L: V_{SS} (0 V), H: V_{DD} (+2.5 to +5.5 V), X: Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.

Supplied regular voltages are assigned by specification for each power pin.

CONFIDENTIAL



RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

(a) 8-bit Parallel Input Mode

MD	SHL	EIO ₁	EIO ₂	DATA INPUT	NUMBER OF CLOCKS						
					30 CLOCK	29 CLOCK	28 CLOCK	...	3 CLOCK	2 CLOCK	1 CLOCK
L	L	Output	Input	DI ₀	Y ₁	Y ₉	Y ₁₇	...	Y ₂₁₇	Y ₂₂₅	Y ₂₃₃
				DI ₁	Y ₂	Y ₁₀	Y ₁₈	...	Y ₂₁₈	Y ₂₂₆	Y ₂₃₄
				DI ₂	Y ₃	Y ₁₁	Y ₁₉	...	Y ₂₁₉	Y ₂₂₇	Y ₂₃₅
				DI ₃	Y ₄	Y ₁₂	Y ₂₀	...	Y ₂₂₀	Y ₂₂₈	Y ₂₃₆
				DI ₄	Y ₅	Y ₁₃	Y ₂₁	...	Y ₂₂₁	Y ₂₂₉	Y ₂₃₇
				DI ₅	Y ₆	Y ₁₄	Y ₂₂	...	Y ₂₂₂	Y ₂₃₀	Y ₂₃₈
				DI ₆	Y ₇	Y ₁₅	Y ₂₃	...	Y ₂₂₃	Y ₂₃₁	Y ₂₃₉
				DI ₇	Y ₈	Y ₁₆	Y ₂₄	...	Y ₂₂₄	Y ₂₃₂	Y ₂₄₀
L	H	Input	Output	DI ₀	Y ₂₄₀	Y ₂₃₂	Y ₂₂₄	...	Y ₂₄	Y ₁₆	Y ₈
				DI ₁	Y ₂₃₉	Y ₂₃₁	Y ₂₂₃	...	Y ₂₃	Y ₁₅	Y ₇
				DI ₂	Y ₂₃₈	Y ₂₃₀	Y ₂₂₂	...	Y ₂₂	Y ₁₄	Y ₆
				DI ₃	Y ₂₃₇	Y ₂₂₉	Y ₂₂₁	...	Y ₂₁	Y ₁₃	Y ₅
				DI ₄	Y ₂₃₆	Y ₂₂₈	Y ₂₂₀	...	Y ₂₀	Y ₁₂	Y ₄
				DI ₅	Y ₂₃₅	Y ₂₂₇	Y ₂₁₉	...	Y ₁₉	Y ₁₁	Y ₃
				DI ₆	Y ₂₃₄	Y ₂₂₆	Y ₂₁₈	...	Y ₁₈	Y ₁₀	Y ₂
				DI ₇	Y ₂₃₃	Y ₂₂₅	Y ₂₁₇	...	Y ₁₇	Y ₉	Y ₁

CONFIDENTIAL




(b) 16-bit Parallel Input Mode

MD	SHL	EIO ₁	EIO ₂	DATA INPUT	NUMBER OF CLOCKS						
					15 CLOCK	14 CLOCK	13 CLOCK	...	3 CLOCK	2 CLOCK	1 CLOCK
H	L	Output	Input	DI ₀	Y ₁	Y ₁₇	Y ₃₃	...	Y ₁₉₃	Y ₂₀₉	Y ₂₂₅
				DI ₁	Y ₂	Y ₁₈	Y ₃₄	...	Y ₁₉₄	Y ₂₁₀	Y ₂₂₆
				DI ₂	Y ₃	Y ₁₉	Y ₃₅	...	Y ₁₉₅	Y ₂₁₁	Y ₂₂₇
				DI ₃	Y ₄	Y ₂₀	Y ₃₆	...	Y ₁₉₆	Y ₂₁₂	Y ₂₂₈
				DI ₄	Y ₅	Y ₂₁	Y ₃₇	...	Y ₁₉₇	Y ₂₁₃	Y ₂₂₉
				DI ₅	Y ₆	Y ₂₂	Y ₃₈	...	Y ₁₉₈	Y ₂₁₄	Y ₂₃₀
				DI ₆	Y ₇	Y ₂₃	Y ₃₉	...	Y ₁₉₉	Y ₂₁₅	Y ₂₃₁
				DI ₇	Y ₈	Y ₂₄	Y ₄₀	...	Y ₂₀₀	Y ₂₁₆	Y ₂₃₂
				DI ₈	Y ₉	Y ₂₅	Y ₄₁	...	Y ₂₀₁	Y ₂₁₇	Y ₂₃₃
				DI ₉	Y ₁₀	Y ₂₆	Y ₄₂	...	Y ₂₀₂	Y ₂₁₈	Y ₂₃₄
				DI ₁₀	Y ₁₁	Y ₂₇	Y ₄₃	...	Y ₂₀₃	Y ₂₁₉	Y ₂₃₅
				DI ₁₁	Y ₁₂	Y ₂₈	Y ₄₄	...	Y ₂₀₄	Y ₂₂₀	Y ₂₃₆
				DI ₁₂	Y ₁₃	Y ₂₉	Y ₄₅	...	Y ₂₀₅	Y ₂₂₁	Y ₂₃₇
				DI ₁₃	Y ₁₄	Y ₃₀	Y ₄₆	...	Y ₂₀₆	Y ₂₂₂	Y ₂₃₈
				DI ₁₄	Y ₁₅	Y ₃₁	Y ₄₇	...	Y ₂₀₇	Y ₂₂₃	Y ₂₃₉
				DI ₁₅	Y ₁₆	Y ₃₂	Y ₄₈	...	Y ₂₀₈	Y ₂₂₄	Y ₂₄₀
H	H	Input	Output	DI ₀	Y ₂₄₀	Y ₂₂₄	Y ₂₀₈	...	Y ₄₈	Y ₃₂	Y ₁₆
				DI ₁	Y ₂₃₉	Y ₂₂₃	Y ₂₀₇	...	Y ₄₇	Y ₃₁	Y ₁₅
				DI ₂	Y ₂₃₈	Y ₂₂₂	Y ₂₀₆	...	Y ₄₆	Y ₃₀	Y ₁₄
				DI ₃	Y ₂₃₇	Y ₂₂₁	Y ₂₀₅	...	Y ₄₅	Y ₂₉	Y ₁₃
				DI ₄	Y ₂₃₆	Y ₂₂₀	Y ₂₀₄	...	Y ₄₄	Y ₂₈	Y ₁₂
				DI ₅	Y ₂₃₅	Y ₂₁₉	Y ₂₀₃	...	Y ₄₃	Y ₂₇	Y ₁₁
				DI ₆	Y ₂₃₄	Y ₂₁₈	Y ₂₀₂	...	Y ₄₂	Y ₂₆	Y ₁₀
				DI ₇	Y ₂₃₃	Y ₂₁₇	Y ₂₀₁	...	Y ₄₁	Y ₂₅	Y ₉
				DI ₈	Y ₂₃₂	Y ₂₁₆	Y ₂₀₀	...	Y ₄₀	Y ₂₄	Y ₈
				DI ₉	Y ₂₃₁	Y ₂₁₅	Y ₁₉₉	...	Y ₃₉	Y ₂₃	Y ₇
				DI ₁₀	Y ₂₃₀	Y ₂₁₄	Y ₁₉₈	...	Y ₃₈	Y ₂₂	Y ₆
				DI ₁₁	Y ₂₂₉	Y ₂₁₃	Y ₁₉₇	...	Y ₃₇	Y ₂₁	Y ₅
				DI ₁₂	Y ₂₂₈	Y ₂₁₂	Y ₁₉₆	...	Y ₃₆	Y ₂₀	Y ₄
				DI ₁₃	Y ₂₂₇	Y ₂₁₁	Y ₁₉₅	...	Y ₃₅	Y ₁₉	Y ₃
				DI ₁₄	Y ₂₂₆	Y ₂₁₀	Y ₁₉₄	...	Y ₃₄	Y ₁₈	Y ₂
				DI ₁₅	Y ₂₂₅	Y ₂₀₉	Y ₁₉₃	...	Y ₃₃	Y ₁₇	Y ₁




CONNECTION EXAMPLES OF MULTIPLE SEGMENT DRIVERS

(a) When SHL = "L"




(b) When SHL = "H"





TIMING CHART OF 4-DEVICE CASCADE CONNECTION OF SEGMENT DRIVERS





ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	V_{DD}	V_{DD}	-0.3 to +7.0	V	1,2
Supply voltage (2)	V_0	V_{0L}, V_{0R}	-0.3 to +45.0	V	
	V_{12}	V_{12L}, V_{12R}	-0.3 to $V_0 + 0.3$	V	
	V_{34}	V_{34L}, V_{34R}	-0.3 to $V_0 + 0.3$	V	
	V_5	V_{5L}, V_{5R}	-0.3 to $V_0 + 0.3$	V	
Input voltage	V_i	DI_0 - DI_{15} , XCK, LP, FR, MD, SHL, EIO ₁ , EIO ₂ , /DISPOFF	-0.3 to $V_{DD} + 0.3$	V	
Storage temperature	T_{STG}		-45 to +125	°C	

NOTES

1. $T_A = +25$ °C.
2. The maximum applicable voltage on any pin with respect to V_{SS} (0 V).

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	V_{DD}	V_{DD}	+2.5		+5.5	V	1,2
Supply voltage (2)	V_0	V_{0L}, V_{0R}	+10.0		+42.0	V	
Operating temperature	T_{OPR}		-20		+85	°C	

NOTES:

1. The applicable voltage on any pin with respect to V_{SS} (0 V).
2. Ensure that voltages are set such that $V_{SS} \leq V_5 < V_{34} < V_{12} < V_0$.



ELECTRICAL CHARACTERISTICS

DC Characteristics

($V_{SS} = V_5 = 0\text{ V}$, $V_{DD} = +2.5\text{ to }+5.5\text{ V}$, $V_0 = +10.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -20\text{ to }+85\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V_{IL}		DI_{15} - DI_0 , XCK, LP, SHL, FR, MD, EIO ₁ , EIO ₂ , /DISPOFF			$0.3V_{DD}$	V	
Input "High" voltage	V_{IH}			$0.7V_{DD}$			V	
Output "Low" voltage	V_{OL}	$I_{OL} = +0.4\text{ mA}$	EIO ₁ , EIO ₂	$V_{DD} - 0.4$		+0.4	V	
Output "High" voltage	V_{OH}	$I_{OH} = -0.4\text{ mA}$						
Input leakage current	I_{LI}	$V_{SS} \leq V_{in} \leq V_{DD}$	All input pins			+/-10.0	μA	
I/O leakage current	$I_{L/I/O}$	$V_{SS} \leq V_{in} \leq V_{DD}$	EIO ₁ , EIO ₂			+/-10.0	μA	
Output resistance	R_{ON}	$ \Delta V_{ON} = 0.5\text{ V}$	$V_0 = 40\text{ V}$ $V_0 = 30\text{ V}$ $V_0 = 20\text{ V}$	V_{IL} , V_{240}	0.8	1.3	K Ω	
					1.3	1.8		
					1.8	2.3		
Standby current	I_{STB}		V_{SS}			75.0	μA	1
Supply current (1) (Non-active Mode)	I_{DD1}		V_{DD}			2.4	mA	2
Supply current (2) (Active Mode)	I_{DD2}		V_{DD}			14.4	mA	3
Supply current (3)	I_0		V_{OL} , V_{OR}			2.0	mA	4

NOTES:

- $V_{DD} = +5.0\text{ V}$, $V_0 = +40.0\text{ V}$, $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$.
- $V_{DD} = +5.0\text{ V}$, $V_0 = +40.0\text{ V}$, $f_{XCK} = 25\text{ MHz}$, no-load,
EI = V_{DD} .
The input data is turned over by data taking clock (16-bit parallel input mode).
- $V_{DD} = +5.0\text{ V}$, $V_0 = +40.0\text{ V}$, $f_{XCK} = 25\text{ MHz}$, no-load,
EI = V_{SS} .
The input data is turned over by data taking clock (16-bit parallel input mode).
- $V_{DD} = +5.0\text{ V}$, $V_0 = +40.0\text{ V}$, $f_{XCK} = 25\text{ MHz}$,
 $f_{LP} = 38.4\text{ kHz}$, $f_{FR} = 80\text{ Hz}$, no-load.
The input data is turned over by data taking clock (16-bit parallel input mode).



AC Characteristics

(Mode 1) ($V_{SS} = V_6 = 0\text{ V}$, $V_{DD} = +5.0\text{ to } \pm 0.5\text{ V}$, $V_0 = +10.0\text{ to } +42.0\text{ V}$, $T_{OPR} = -20\text{ to } +85\text{ }^\circ\text{C}$)

(the figure in parenthesis applies when $T_{OPR1} = -20\text{ to } +60\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	t_{WCK}	$t_R, t_F \leq 7\text{ (5) ns}$	40(36)			ns	1
Shift clock "H" pulse width	t_{WCKH}		12			ns	
Shift clock "L" pulse width	t_{WCKL}		14			ns	
Data setup time	t_{DS}		5			ns	
Data hold time	t_{DH}		15			ns	
Latch pulse "H" pulse width	t_{WLPH}		15			ns	
Shift clock rise to latch pulse rise time	t_{LD}		5			ns	
Shift clock fall to latch pulse fall time	t_{SL}		25			ns	
Latch pulse rise to shift clock rise time	t_{LS}		25			ns	
Latch pulse fall to shift clock fall time	t_{LH}		25			ns	
Enable setup time	t_S		5(4)			ns	
Input signal rise time	t_R				50	ns	2
Input signal fall time	t_F				50	ns	2
Output delay time (1)	t_D	$C_L = 15\text{ pF}$			28(27)	ns	
Output delay time (2)	t_{PD1}	$C_L = 15\text{ pF}$			1.2	μs	
Output delay time (3)	t_{PD2}	$C_L = 15\text{ pF}$			1.2	μs	

NOTES:

1. Takes the cascade connection into consideration.
2. $(t_{WCK} - t_{WCKH} - t_{WCKL})/2$ is maximum in the case of high speed operation.



(Mode 2) ($V_{SS} = V_5 = 0\text{ V}$, $V_{DD} = +3.0\text{ to }+4.5\text{ V}$, $V_0 = +10.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -20\text{ to }+85\text{ }^\circ\text{C}$)

(the figure in parenthesis applies when $T_{OPR1} = -20\text{ to }+60\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	t_{WCK}	$t_R, t_F \leq 10\text{ ns}$	66(60)			ns	1
Shift clock "H" pulse width	t_{WCKH}		23(20)			ns	
Shift clock "L" pulse width	t_{WCKL}		23(20)			ns	
Data setup time	t_{DS}		10			ns	
Data hold time	t_{DH}		25(20)			ns	
Latch pulse "H" pulse width	t_{WLPH}		30			ns	
Shift clock rise to latch pulse rise time	t_{LD}		10			ns	
Shift clock fall to latch pulse fall time	t_{SL}		30			ns	
Latch pulse rise to shift clock rise time	t_{LS}		30			ns	
Latch pulse fall to shift clock fall time	t_{LH}		30			ns	
Enable setup time	t_S		12(10)			ns	
Input signal rise time	t_R				50	ns	2
Input signal fall time	t_F				50	ns	2
Output delay time (1)	t_{D1}	$C_L = 15\text{ pF}$			44(40)	ns	
Output delay time (2)	t_{PD1}	$C_L = 15\text{ pF}$			1.2	μs	
Output delay time (3)	t_{PD2}	$C_L = 15\text{ pF}$			1.2	μs	

NOTES:

3. Takes the cascade connection into consideration.
4. $(t_{WCK} - t_{WCKH} - t_{WCKL})/2$ is maximum in the case of high speed operation.



(Mode 3) ($V_{SS} = V_5 = 0\text{ V}$, $V_{DD} = +2.5\text{ to }+3.0\text{ V}$, $V_0 = +10.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -20\text{ to }+85\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	t_{WCK}	$t_R, t_F \leq 10\text{ ns}$	82			ns	1
Shift clock "H" pulse width	t_{WCKH}		28			ns	
Shift clock "L" pulse width	t_{WCKL}		28			ns	
Data setup time	t_{DS}		10			ns	
Data hold time	t_{DH}		30			ns	
Latch pulse "H" pulse width	t_{WLPH}		30			ns	
Shift clock rise to latch pulse rise time	t_{LD}		10			ns	
Shift clock fall to latch pulse fall time	t_{SL}		30			ns	
Latch pulse rise to shift clock rise time	t_{LS}		30			ns	
Latch pulse fall to shift clock fall time	t_{LH}		30			ns	
Enable setup time	t_S		15			ns	
Input signal rise time	t_R				50	ns	2
Input signal fall time	t_F				50	ns	2
Output delay time (1)	t_D	$C_L = 15\text{ pF}$			57	ns	
Output delay time (2)	t_{PD1}	$C_L = 15\text{ pF}$			1.2	μs	
Output delay time (3)	t_{PD2}	$C_L = 15\text{ pF}$			1.2	μs	

NOTES:

5. Takes the cascade connection into consideration.
6. $(t_{WCK} - t_{WCKH} - t_{WCKL})/2$ is maximum in the case of high speed operation.



Timing Chart of Segment Mode




Fig.6 Timing Characteristics (1)




Fig.7 Timing Characteristics (2)




Fig.8 Timing Characteristics (3)



PRECAUTIONS

Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power V_0 of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on /DISPOFF function. After that, cancel the /DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level V_s on /DISPOFF function. Then, disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.

